Capacitance row for transfer To obtain a charge transfer from the capacitors C in the BBD to the capacitors Cl~in the first row of the matrix, a pulse Vg is applied to the gates of the transistors Tli, and, simultaneously, a clock pulse OZ = U. is applied to the capacitors C. The transistors TI j obtain the initial condition Vd~= U. + VF and Vg~= Vg, and a current will flow and charge Clj to a voltage Vs. Notice that in 
voltage division is that (5) where Cj mti is the minimum capacitor in the row.
2) Bucket-Brigade (BB) Transfer from BBD to Capacitance Row: The second case, V@ = VT, gives V~= Vg -VT. The charge on Cj then is Qj = (Vg-VT)Cj.
As this charge has been removed from C the voltage on C will be Cj v/=vF+uo -:=vF+uo-(vg"vT)a.
Returning
Vg and @2 to ground results in vj=v~-(v'-vT)$ (7) (8) As this transfer mechanism is the same as the one that controls the charge transport between the capacitors in a BBD during a serial transfer it is called bucket-brigade (BB) transfer.
The condition for obtaining this kind of transfer is that Vd is always greater than V~, or BRUUNANDOLESEN: The calculated values of~given in (1), (4), and (8) are limits obtained with infinite pulselengths.
As the applied gate pulses have only a finite duration, a calculation of the dynamics of the charge transfer is necessary in order to give an estimate of the deviations from the simple expressions given above. Such a calculation has been carried out on the basis of a simple transistor model. The calculations are straightforward but rather tedious, so only the conclusion will be given here: it appears that the capacitive voltage division is approximately ten times faster than the BB transfer, but in both cases the transfer is so fast that the deviation of from the values calculated from the simple expressions is less than 1 percent for pulselengths greater than 10 ps, which is the smallest clock pulselength that gives satisfactory operation of the BBD shift register. Further, it should be noticed that only differences in the deviations from the ideal sample values will be a source of signal distortion.
Equal errors only give a dc level shift. Finally, it can be concluded that (l), (4), and (8) can be used without modifications for incomplete charge transfer.
D. Clearing of the Capacitance Matrix
After charge transfer, the capacitors in the matrix will contain a charge that has to be removed before the next charge transfer can take place. To remove the charge from a capacitor Cki the p diffusion side of Cki has to be grounded. This can only be done through the associated transistor Tkj.
A gate pulse opens Tkj, and the jth column in the matrix is grounded by applying a gate pulse to the clear transistor T,j (index c for clear). To prevent the capacitors C in the BBD from being discharged, a row of transistors Tii (index i for inhibit) is placed between the matrix and the BBD.
III. DESIGN OBJECTIVES

A. Layout
The BBD is implemented with tetrode transistors in order to obtain the best transport parameter a. The geometry is standard as shown in [5] . The size of the capacitors in the 57 BBD is approximately 1.6 pF (60 pm by 80~). Sourcefollower output buffers are provided at 'the serial output of the BBD. The capacitance matrix is made with the same p diffusion area for all capacitors, thus obtaining the same parasitic capacitance to substrate from all memory elements. The programming of capacitor size is done by a special mask which is used in both the thin oxide step and the aluminum step. The principle is shown in Fig. 3 . Parts of the diffused areas do not have thin oxide and are not covered by aluminum.
The use of a special mask for defining the capacitor values greatly facilitates reprogramming. In the test circuit, two rows (row 1 and row 2) have been programmed for BB transfer of charge from the shift register to the capacitor row. The encoded signals are a sine wave and a triangular wave, respectively.
The third row has been programmed for capacitive voltage division and is encoded to generate a triangular wave. In the calculation of the capacitor values Cj all parasitic capacitances have been taken into consideration.
The most important parasitic capacitances are the junction capacitances from the capacitors in the BBD to substrate and from the matrix capacitors to substrate.
When these are taken into account, (1), (3), and (7) should be modified to V~=V, =~=c, +cc~c+c (13) where CP is the junction capacitance from the p diffusion side of C to substrate, and CPj is the junction capacitance from the p diffusion side of Cj to substrate. For the parasitic junction capacitors, the capacitance value per square unit will be approximately 10 percent of the desired oxide capacitances.
B. Technology
The AROM is produced using standard p-channel technology. The substrate is 5-9~. cm n-type (100). Thin oxide t = 1000 A. Threshold voltage VT= 2.2 V. (Calculated v%e.) The AROM circuit is shown in Fig. 4 .
IV. TEST RESULTS
Measurements on AROM circuits show wafer yields from O to 17 percent. is dependent on the threshold voltage of transistor Tki as given 'in (7). If VT is not the same for all transistors in" the row, noise will be imposed on the output signal as shown in Fig. 5(b) . To evaluate the output signal, peak voltages are measured from the source follower output of the BBD and divided by the source follower amplification. The results show the expected linear dependence close to the theoretical values. In Fig. 6(a) an extraordinary high value of VT gives a shift of the curve. In Fig. 6(b) a shift of the curve is also noticed. This is due to an offset in the clock voltages: instead of switching between O and U., @l and @2 switches between VOff and UO, whqre VOff is a dc offset voltage of approximately 2 V.
V. CONCLUSION
It can be concluded that it is possible to construct an analog memory with a capacitance matrix and a BBD readout. Capacitive voltage division is the best method for information transport from matrix to BBD unless the threshold voltages If a BBD with 500 elements is required, which is the case in many applications, and standard tolerances are used the chip size will be 3 by 10 mm for only three rows. Thus if larger memory systems are needed hybrid solutions may be used.
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